

# R1LV0416C-I Series

Wide Temperature Range Version 4M SRAM (256-kword × 16-bit)

REJ03C0105-0200Z Rev. 2.00 May.26.2004

#### **Description**

The R1LV0416C-I is a 4-Mbit static RAM organized 256-kword × 16-bit. R1LV0416C-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The R1LV0416C-I Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has packaged in 44-pin TSOP II.

#### **Features**

• Single 2.5 V and 3.0 V supply: 2.2 V to 3.6 V

• Fast access time: 55/70 ns (max)

• Power dissipation:

— Active:  $5.0 \text{ mW/MHz} \text{ (typ)}(V_{CC} = 2.5 \text{ V})$ 

: 6.0 mW/MHz (typ) ( $V_{CC} = 3.0 \text{ V}$ )

— Standby:  $1.25 \mu W \text{ (typ)} \text{ (V}_{CC} = 2.5 \text{ V)}$ 

:  $1.5 \mu W \text{ (typ) } (V_{CC} = 3.0 \text{ V})$ 


- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
  - 2 chip selection for battery backup
- Temperature range: -40 to +85°C

### R1LV0416C-I Series

## **Ordering Information**

Type No.	Access time	Package
R1LV0416CSB-5SI	55 ns	400-mil 44-pin plastic TSOP II (44P3W-H)
R1LV0416CSB-7LI	70 ns	<del>-</del>


#### **Pin Arrangement**



## **Pin Description**

Pin name	Function
A0 to A17	Address input
I/O0 to I/O15	Data input/output
CS1# (CS1)	Chip select 1
CS2	Chip select 2
OE# (OE)	Output enable
WE# (WE)	Write enable
LB# ( <del>LB</del> )	Lower byte select
UB# ( <del>UB</del> )	Upper byte select
V <sub>CC</sub>	Power supply
$V_{SS}$	Ground

#### **Block Diagram**



## **Operation Table**

CS1#	CS2	WE#	OE#	UB#	LB#	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Н	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V<sub>IH</sub>, L: V<sub>IL</sub>, ×: V<sub>IH</sub> or V<sub>IL</sub>

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Terminal voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC} + 0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	0.7	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_T$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

2. Maximum voltage is +4.6 V.

## **DC Operating Conditions**

 $(Ta = -40 \text{ to } +85^{\circ}C)$ 

Parameter		Symbol	Min	Тур	Max	Unit	Note
Supply voltage		V <sub>CC</sub>	2.2	2.5/3.0	3.6	V	
		V <sub>SS</sub>	0	0	0	V	
Input high voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.3	V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 0.3	V	
Input low voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$	V <sub>IL</sub>	-0.2	_	0.4	V	1
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	V <sub>IL</sub>	-0.3	_	0.6	V	1

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

#### **DC** Characteristics

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage curre	ent		I <sub>LI</sub>	_	_	1	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage cur	rent		I <sub>LO</sub>		_	1	μΑ	$CS1\# = V_{IH} \text{ or } CS2 = V_{IL} \text{ or}$ $OE\# = V_{IH} \text{ or } WE\# = V_{IL} \text{ or}$ $LB\# = UB\# = V_{IH},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating current			I <sub>CC</sub>	_	5* <sup>1</sup>	20	mA	$CS1\# = V_{IL}, CS2 = V_{IH},$ Others = $V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating	current		I <sub>CC1</sub>	_	8* <sup>1</sup>	25	mA	Min. cycle, duty = 100%, $I_{I/O}$ = 0 mA, CS1# = $V_{IL}$ , CS2 = $V_{IH}$ , Others = $V_{IH}/V_{IL}$
			I <sub>CC2</sub>	_	2* <sup>1</sup>	5	mA	Cycle time = 1 $\mu$ s, duty = 100%, $I_{I/O} = 0$ mA, CS1# $\leq$ 0.2 V, CS2 $\geq$ V <sub>CC</sub> $-$ 0.2 V $V_{IH} \geq$ V <sub>CC</sub> $-$ 0.2 V, $V_{IL} \leq$ 0.2 V
Standby current			I <sub>SB</sub>	_	0.1* <sup>1</sup>	0.3	mΑ	CS2 = V <sub>IL</sub>
Standby current	-5SI	to +85°C	I <sub>SB1</sub>	_	_	10	μΑ	Vin ≥ 0 V
		to +70°C	I <sub>SB1</sub>	_	—	8	μΑ	(1) $0 \text{ V} \le \text{CS2} \le 0.2 \text{ V} \text{ or}$
		to +40°C	I <sub>SB1</sub>	_	0.7*2	3	μΑ	(2) CS1# $\geq$ V <sub>CC</sub> $-$ 0.2 V,
		to +25°C	I <sub>SB1</sub>	_	0.5* <sup>1</sup>	3	μΑ	$CS2 \ge V_{CC} - 0.2 \text{ V or}$
	-7LI	to +85°C	I <sub>SB1</sub>	_	_	20	μΑ	(3) LB# = UB# $\geq$ V <sub>CC</sub> - 0.2 V,
		to +70°C	I <sub>SB1</sub>	_	_	16	μΑ	$CS2 \ge V_{CC} - 0.2 V,$
		to +40°C	I <sub>SB1</sub>	_	0.7*2	10	μΑ	CS1# ≤ 0.2 V
		to +25°C	I <sub>SB1</sub>	_	0.5* <sup>1</sup>	10	μΑ	
Output high voltage	V <sub>CC</sub> =2.2	2 V to 2.7 V	$V_{OH}$	2.0	_	_	V	$I_{OH} = -0.5 \text{ mA}$
	V <sub>CC</sub> =2.	7 V to 3.6 V	$V_{OH}$	2.4	_	_	V	$I_{OH} = -1 \text{ mA}$
	$V_{CC} = 2.2$	2 V to 3.6 V	$V_{\text{OH2}}$	$V_{CC} - 0.2$	2—		V	$I_{OH} = -100 \mu A$
Output low voltage	$V_{CC} = 2.2$	2 V to 2.7 V	V <sub>OL</sub>	_	_	0.4	V	$I_{OL} = 0.5 \text{ mA}$
	V <sub>CC</sub> =2.	7 V to 3.6 V	V <sub>OL</sub>	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$
	V <sub>CC</sub> =2.2	2 V to 3.6 V	V <sub>OL2</sub>			0.2	V	$I_{OL} = 100 \mu\text{A}$

Notes: 1. Typical values are at  $V_{CC} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and specified loading, and not guaranteed.

<sup>2.</sup> Typical values are at  $V_{CC}$  = 3.0 V, Ta = +40°C and specified loading, and not guaranteed.

#### Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	рF	Vin = 0 V	1
Input/output capacitance	C <sub>I/O</sub>	_	_	10	рF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

#### **AC Characteristics**

(Ta = -40 to +85°C,  $V_{CC} = 2.2$  V to 3.6 V, unless otherwise noted.)

#### **Test Conditions**


• Input pulse levels:  $V_{IL} = 0.4 \text{ V}$ ,  $V_{IH} = 2.2 \text{ V}$  ( $V_{CC} = 2.2 \text{ V}$  to 2.7 V)

: 
$$V_{IL} = 0.4 \text{ V}$$
,  $V_{IH} = 2.4 \text{ V}$  ( $V_{CC} = 2.7 \text{ V}$  to 3.6 V)

- Input rise and fall time: 5 ns
- Input/output timing reference levels: 1.1 V ( $V_{CC} = 2.2 \text{ V}$  to 2.7 V)

: 1.4 V (
$$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$$
)

• Output load: See figures (Including scope and jig)



### R1LV0416C-I Series

## Read Cycle

#### R1LV0416C-I

		-5SI		-7LI			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55		70		ns	
Address access time	t <sub>AA</sub>	_	55	_	70	ns	
Chip select access time	t <sub>ACS1</sub>	_	55		70	ns	
	t <sub>ACS2</sub>	_	55		70	ns	
Output enable to output valid	t <sub>OE</sub>	_	35		40	ns	
Output hold from address change	t <sub>OH</sub>	10	_	10	_	ns	
LB#, UB# access time	t <sub>BA</sub>	_	55		70	ns	
Chip select to output in low-Z	t <sub>CLZ1</sub>	10	_	10	_	ns	2, 3
	t <sub>CLZ2</sub>	10	_	10		ns	2, 3
LB#, UB# disable to low-Z	t <sub>BLZ</sub>	5		5		ns	2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	_	5		ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ1</sub>	0	20	0	25	ns	1, 2, 3
	t <sub>CHZ2</sub>	0	20	0	25	ns	1, 2, 3
LB#, UB# disable to high-Z	t <sub>BHZ</sub>	0	20	0	25	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1, 2, 3

#### Write Cycle

#### R1LV0416C-I


		-5SI		-7LI		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	55	_	70	_	ns	
Address valid to end of write	t <sub>AW</sub>	50	_	60	_	ns	
Chip selection to end of write	t <sub>CW</sub>	50		60		ns	5
Write pulse width	t <sub>WP</sub>	40	_	50	_	ns	4
LB#, UB# valid to end of write	t <sub>BW</sub>	50	_	55	_	ns	
Address setup time	t <sub>AS</sub>	0	_	0	_	ns	6
Write recovery time	t <sub>WR</sub>	0	_	0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	25		30		ns	
Data hold from write time	t <sub>DH</sub>	0		0		ns	
Output active from end of write	t <sub>OW</sub>	5		5		ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1, 2, 3
Write to output in high-Z	t <sub>WHZ</sub>	0	20	0	25	ns	1, 2

Notes: 1.  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  and  $t_{BHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
- 4. A write occures during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 5. t<sub>CW</sub> is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

## **Timing Waveform**


#### Read Timing Waveform (WE# = $V_{IH}$ )




### Write Timing Waveform (1) (WE# Clock)



Write Timing Waveform (2) (CS# Clock, OE# =  $V_{IH}$ )



Write Timing Waveform (3) (LB#, UB# Clock, OE# =  $V_{IH}$ )



#### Low V<sub>CC</sub> Data Retention Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}C)$ 

Paramete	Parameter		Symbol	Min	Тур	Max	Unit	Test conditions*3
V <sub>CC</sub> for date	ta retention		$V_{DR}$	2.0	_	_	V	$\begin{split} &\text{Vin} \ge 0\text{V} \\ &\text{(1) 0 V} \le \text{CS2} \le 0.2 \text{ V or} \\ &\text{(2) CS2} \ge \text{V}_{\text{CC}} - 0.2 \text{ V,} \\ &\text{CS1}\# \ge \text{V}_{\text{CC}} - 0.2 \text{ V or} \\ &\text{(3) LB\# = UB\# } \ge \text{V}_{\text{CC}} - 0.2 \text{ V,} \\ &\text{CS2} \ge \text{V}_{\text{CC}} - 0.2 \text{ V,} \\ &\text{CS1}\# \le 0.2 \text{ V} \end{split}$
Data	–5SI	to +85°C	I <sub>CCDR</sub>	_	_	10	μΑ	$V_{CC} = 3.0 \text{ V}, \text{ Vin } \ge 0 \text{ V}$
retention current		to +70°C	I <sub>CCDR</sub>	_	_	8	μΑ	7 (1) $0 \text{ V} \le \text{CS2} \le 0.2 \text{ V} \text{ or}$ - (2) $\text{CS2} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ ,
ourront		to +40°C	I <sub>CCDR</sub>	_	0.7*2	3	μΑ	$CS1\# \geq V_{CC} - 0.2 \text{ V or}$
		to +25°C	I <sub>CCDR</sub>	_	0.5* <sup>1</sup>	3	μΑ	(3) LB# = UB# $\geq$ V <sub>CC</sub> - 0.2 V,
	–7LI	to +85°C	I <sub>CCDR</sub>	_	_	20	μΑ	- $CS2 \ge V_{CC} - 0.2 \text{ V}$ , $CS1\# \le 0.2 \text{ V}$
		to +70°C	I <sub>CCDR</sub>	_		16	μΑ	-
		to +40°C	I <sub>CCDR</sub>	_	0.7*2	10	μΑ	<del>-</del>
		to +25°C	I <sub>CCDR</sub>	_	0.5* <sup>1</sup>	10	μΑ	
Chip dese	Chip deselect to data retention time		t <sub>CDR</sub>	0	_		ns	See retention waveform
Operation	recovery tim	ne	t <sub>R</sub>	t <sub>RC</sub> *	· —	_	ns	-


Notes: 1. Typical values are at  $V_{CC} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and specified loading, and not guaranteed.

- 2. Typical values are at  $V_{CC} = 3.0 \text{ V}$ ,  $Ta = +40^{\circ}\text{C}$  and specified loading, and not guaranteed.
- 3. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be  $CS2 \geq V_{CC} 0.2 \text{ V or } 0 \text{ V} \leq CS2 \leq 0.2 \text{ V}. \text{ The other input levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high impedance state.}$
- 4.  $t_{RC}$  = read cycle time.


### Low $V_{CC}$ Data Retention Timing Waveform (1) (CS1# Controlled) ( $V_{CC}$ = 2.2 V to 2.7 V)




#### **Low V**<sub>CC</sub> **Data Retention Timing Waveform (2)** (CS1# Controlled) ( $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ )




Low  $V_{CC}$  Data Retention Timing Waveform (3) (CS2 Controlled) ( $V_{CC}$  = 2.2 V to 2.7 V)




**Low V**<sub>CC</sub> **Data Retention Timing Waveform** (4) (CS2 Controlled) ( $V_{CC} = 2.7 \text{ V}$  to 3.6 V)



## $\textbf{Low V}_{CC} \ \textbf{Data Retention Timing Waveform (5)} \ (LB\#, UB\# \ Controlled) \ (V_{CC} = 2.2 \ V \ to \ 2.7 \ V)$



**Low V**<sub>CC</sub> **Data Retention Timing Waveform (6)** (LB#, UB# Controlled) ( $V_{CC} = 2.7 \text{ V}$  to 3.6 V)



# Revision History R1LV0416C-I Series Data Sheet

Rev.	Date	Conte	nts of Modification
		Page	Description
1.00	Aug.05.2003	_	Initial issue
2.00	May.26.2004	5	Absolute Maximum Ratings Notes 2: +7.0 V to +4.6 V
		6	DC characteristics -5SI and -7LI items' description are divided.
		7 8 9	AC characteristics Read Cycle/Notes: $t_{\text{CLZ1}}/t_{\text{CLZ2}}/t_{\text{BLZ}}/t_{\text{OLZ}}: \text{ Addition of [2, 3]} \\ t_{\text{CHZ1}}/t_{\text{CHZ2}}/t_{\text{BHZ}}/t_{\text{OHZ}}: \text{ Addition of [1, 2, 3]} \\ \text{Write Cycle/Notes:} \\ t_{\text{OHZ}}: \text{ Addition of [1, 2, 3]}$
		14	Low V <sub>CC</sub> Data Retention Characteristics –5SI and –7LI items' description are divided.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

1			